Paradigmas computacionales y eficiencia arquitectónica en sistemas de alto rendimiento: una revisión sistemática
DOI:
https://doi.org/10.5281/zenodo.20632782Palabras clave:
Paradigmas computacionales, eficiencia arquitectónica, computación de alto rendimiento, memoria, sistemas distribuidosResumen
Los paradigmas computacionales han evolucionado como respuesta a restricciones crecientes de procesamiento, memoria, comunicación, almacenamiento, confiabilidad, escalabilidad y volumen de datos. El presente artículo tuvo como objetivo analizar la relación entre paradigmas computacionales y eficiencia arquitectónica en sistemas de alto rendimiento, considerando la evolución epistemológica de la computación, las arquitecturas paralelas y distribuidas, las redes de interconexión, la jerarquía de memoria, la computación en la nube, los modelos post-nube, la gestión de grandes datos y la heterogeneidad del hardware. La investigación se desarrolló bajo un enfoque cualitativo, documental y de revisión sistemática con alcance integrativo, siguiendo la lógica PRISMA para la identificación, cribado, elegibilidad e inclusión de documentos. El corpus final estuvo conformado por 39 documentos científicos y técnicos relacionados con ciencia de la computación, arquitectura de computadores, high-performance computing, cloud computing, edge computing, big data, memoria, caché, DRAM, GPU, APU y redes de interconexión. Los resultados evidencian que la eficiencia arquitectónica no depende únicamente de la velocidad del procesador, sino de la articulación entre cómputo, memoria, comunicación, datos, software, energía y confiabilidad. Se concluye que los paradigmas computacionales contemporáneos avanzan hacia modelos híbridos, distribuidos, heterogéneos, confiables y orientados a datos, capaces de responder a los desafíos de la ciencia intensiva en información, la inteligencia artificial y los sistemas computacionales emergentes.
Descargas
Citas
Agarwal, A. (1991). Limits on interconnection network performance. Massachusetts Institute of Technology, Laboratory for Computer Science.
Aguilar, J., & Leiss, E. L. (2004). An adaptive coherence-replacement protocol for web proxy cache systems. Computación y Sistemas, 8(1), 1–14.
Aguilar, J., & Leiss, E. L. (2006). A coherence-replacement protocol for web proxy cache systems. International Journal of Computers and Applications, 28(1).
Alam, M., & Varshney, A. K. (2015). A comparative study of interconnection network. International Journal of Computer Applications, 127(4), 37–43.
Alkhamisi, K. H. (2022). Cache coherence issues and solution: A review. International Journal of Information Systems and Computer Technologies, 1(2), 1–6.
Cao, Y., Wu, G., & Wang, H. (2011). A smart compression scheme for GPU-accelerated volume rendering of time-varying data. In 2011 International Conference on Virtual Reality and Visualization.
Cho, Y. S., Choi, E. J., & Cho, K. R. (2005). Modeling and analysis of the system bus latency on the SoC platform. In Proceedings of the 2005 Asia and South Pacific Design Automation Conference, 738–741. https://doi.org/10.1145/1117278.1117293
Criss, K., Bains, K., Agarwal, R., Bennett, T., Grunzke, T., Kim, J. K., Chung, H., & Jang, M. (2020). Improving memory reliability by bounding DRAM faults: DDR5 improved reliability features. In The International Symposium on Memory Systems.
Dally, W. J. (1990). Performance analysis of k-ary n-cube interconnection networks. IEEE Transactions on Computers, 39(6), 775–785.
Durán, J. M. (2013). Explaining simulated phenomena: A defense of the epistemic power of computer simulations [Doctoral dissertation, Universität Stuttgart].
Gunarathne, T., Wu, T. L., Qiu, J., & Fox, G. (2010). Cloud computing paradigms for pleasingly parallel biomedical applications. In Proceedings of the 19th ACM International Symposium on High Performance Distributed Computing, 460–469. https://doi.org/10.1145/1851476.1851544
Gupta, A. K., & Dally, W. J. (2005). Topology optimization of interconnection networks. Computer Systems Laboratory, Stanford University.
Hanf, W. (1975). The Boolean algebra of logic. Bulletin of the American Mathematical Society, 81(3), 587–589.
Kalidas, R., Daga, M., Krommydas, K., & Feng, W. C. (2015). On the performance, energy, and power of data-access methods in heterogeneous computing systems. In Proceedings of the 2015 IEEE International Workshop on High-Performance, Power-Aware Computing.
Kozar, A., von Bleichert, J., Breß, S., Grulich, P. M., Lutz, C., Rabl, T., Rosenfeld, V., Traub, J., Zeuch, S., & Markl, V. (2025). Query processing on heterogeneous hardware. In K.-U. Sattler et al. (Eds.), Scalable Data Management for Future Hardware (pp. 39–64). Springer. https://doi.org/10.1007/978-3-031-74097-8_2
Li, B., & Song, G. (2020). Computational logistics for container terminal logistics hubs based on computational lens and computing principles. IEEE Access, 8. https://doi.org/10.1109/ACCESS.2020.3033849
Li, C., Xue, Y., Wang, J., Zhang, W., & Li, T. (2018). Edge-oriented computing paradigms: A survey on architecture design and system management. ACM Computing Surveys, 51(2), Article 39. https://doi.org/10.1145/3154815
Mazumdar, S., Seybold, D., Kritikos, K., & Verginadis, Y. (2019). A survey on data storage and placement methodologies for Cloud-Big Data ecosystem. Journal of Big Data, 6, Article 15. https://doi.org/10.1186/s40537-019-0178-3
McCune, W., Veroff, R., Fitelson, B., Harris, K., Feist, A., & Wos, L. (2002). Short single axioms for Boolean algebra. Journal of Automated Reasoning.
Nakao, M., Sakai, M., Hanada, Y., Murai, H., & Sato, M. (2021). Graph optimization algorithm for low-latency interconnection networks. Parallel Computing, 106, Article 102805. https://doi.org/10.1016/j.parco.2021.102805
Ngoko, Y., & Trystram, D. (2011). Revisiting Flynn’s classification: The portfolio approach. In Euro-Par 2011: Parallel Processing Workshops.
O’Flynn, E., Danial, A., & Gajewski, J. (2022). Global surgery education and training programmes: A scoping review and taxonomy. Indian Journal of Surgery, 84(Suppl. 1), S193–S206. https://doi.org/10.1007/s12262-021-03081-w
Patel, M., Kim, J. S., Hassan, H., & Mutlu, O. (2019). Understanding and modeling on-die error correction in modern DRAM: An experimental study using real devices. In 2019 49th Annual IEEE/IFIP International Conference on Dependable Systems and Networks.
Păun, G., Rozenberg, G., & Salomaa, A. (1998). DNA computing: New computing paradigms. Springer.
Pham Van Thinh, & Nguyen Thanh Tung. (2026). From mechanical computation to algorithmic intelligence: An evolutionary epistemological analysis of computer science. European Journal of Applied Science, Engineering and Technology, 4(2), 312–320.
Primiero, G. (2025). The philosophy of computer science. In E. N. Zalta & U. Nodelman (Eds.), The Stanford Encyclopedia of Philosophy. Stanford University.
Proietti, R., Cao, Z., Nitta, C. J., Li, Y., & Yoo, S. J. B. (2015). A scalable, low-latency, high-throughput, optical interconnect architecture based on arrayed waveguide grating routers. Journal of Lightwave Technology, 33(4), 911–920.
Qin, J. (2025). Design of big data management system based on distributed architecture. In 2025 5th International Conference on Big Data, Artificial Intelligence and Risk Management. ACM. https://doi.org/10.1145/3800227.3800318
Sharma, N., & Prabha, C. (s. f.). Computing paradigms: An overview.
Shawish, A., & Salama, M. (2014). Cloud computing: Paradigms and technologies. In F. Xhafa & N. Bessis (Eds.), Inter-cooperative Collective Intelligence: Techniques and Applications (pp. 39–67). Springer. https://doi.org/10.1007/978-3-642-35016-0_2
Song, G., Li, B., & He, Y. (2019). Container terminal logistics generalized computing architecture and green initiative computational pattern performance evaluation. Information, 10(12), Article 383. https://doi.org/10.3390/information10120383
Stanford University. (s. f.). Flynn’s taxonomy [Lecture slides].
Ştefan, G. (2006). Integral parallel computation. Proceedings of the Romanian Academy, Series A, 7(3), 1–8.
Vaithianathan, M. (2025). Memory hierarchy optimization strategies for high-performance computing architectures. International Journal of Emerging Trends in Computer Science and Information Technology, 6(1), 23–34. https://doi.org/10.63282/3050-9246/IJETCSIT-V6I1P103
Vallverdú i Segura, J. (2009). Computational epistemology and e-Science: A new way of thinking. Minds and Machines. https://doi.org/10.1007/s11023-009-9168-0
Van der Steen, A. J. (2008). Overview of recent supercomputers. NCF/HPC Research.
Wilkinson, K., & Skylaris, C. K. (2013). Porting ONETEP to graphical processing unit-based coprocessors. 1. FFT box operations. Journal of Computational Chemistry. https://doi.org/10.1002/jcc.23410
Zhang, H., Chen, G., Ooi, B. C., Tan, K. L., & Zhang, M. (2015). In-memory big data management and processing: A survey. IEEE Transactions on Knowledge and Data Engineering, 27(7), 1920–1948. https://doi.org/10.1109/TKDE.2015.2427795
Zhou, Y., Zhang, D., & Xiong, N. (2017). Post-cloud computing paradigms: A survey and comparison. Tsinghua Science and Technology, 22(6), 714–732.
Descargas
Publicado
Cómo citar
Número
Sección
Licencia
Derechos de autor 2026 Investigación y Cultura Académica
Esta obra está bajo una licencia internacional Creative Commons Atribución-NoComercial-SinDerivadas 4.0.